

LTC1099

High Speed 8-Bit A/D Converter with Built-In Sample-and-Hold

DESCRIPTION

The LTC[®]1099 is a high speed microprocessor compatible 8-bit analog-to-digital converter (A/D). An internal sampleand-hold (S/H) allows the A/D to convert inputs up to the full Nyquist limit. With a conversion rate of 2.5µs, this allows 156kHz 5V_{P-P} input signals or slew rates as high as 2.5V/µs, to be digitized without the need for an external S/H.

Two modes of operation, Read (RD) mode and Write-Read (WR-RD) mode, allow easy interface with processors. All timing is internal and edge sensitive which eliminates the need for external pulse shaping circuits. The Stand-Alone (SA) mode is convenient for those applications not involving a processor.

Data outputs are latched with three-state control to allow easy interface to a processor data bus or I/O port. An overflow output (\overline{OFL}) is provided to allow cascading for higher resolution.


T, LTC and LT are registered trademarks of Linear Technology Corporation.

FEATURES

- Built-In Sample-and-Hold
- No Missing Codes
- No User Trims Required
- All Timing Inputs Edge Sensitive for Easy Processor Interface
- Fast Conversion Time: 2.5µs
- Latched Three-State Outputs
- Single 5V Operation
- No External Clock
- Overflow Output Allows Cascading
- T_C Input Allows User Adjustable Conversion Time
- 0.3" Wide 20-Pin PDIP


KEY SPECIFICATIONS

- Resolution: 8-Bits
- Conversion Time: 2.5µs (RD Mode)
 2.5µs (WR/RD Mode)
- Slew Rate Limit (Internal S/H): 2.5V/µs
- Low Power: 75mW Max
- Total Unadjusted Error LTC1099: ±1 LSB LTC1099A: ±0.75 LSB



TYPICAL APPLICATION

Signal-to-Noise Ratio (SNR) vs Input Frequency






ABSOLUTE MAXIMUM RATINGS (Notes 1, 2)

Supply Voltage (V _{CC}) to GND Voltage	. 12V
Analog and Reference Inputs0.3V to (V _{CC} +	0.3V)
Digital Inputs0.3V to	o 12V
Digital Outputs $-0.3V$ to (V _{CC} +	0.3V)
Power Dissipation	0mŴ

Operating Temperature Range	
LTC1099C/LTC1099AC	0°C to 70°C
LTC1099I/LTC1099AI	40°C to 85°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 10 sec)	

PACKAGE/ORDER INFORMATION



Consult factory for parts specified with wider operating temperature ranges.

CONVERTER CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_{CC} = 5V, REF⁺ = 5V, REF⁻ = 0V and T_A = T_{MIN} to T_{MAX} unless otherwise noted.

		LTC1	099AI/LT(C1099I	LTC1099AC/LTC1099C				
PARAMETER CONDITIONS			MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
Accuracy									
Total Unadjusted Error LTC1099A LTC1099	(Note 3)	•			±0.75 ±1			±0.75 ±1	LSB LSB
Minimum Resolution (No Missing Codes)		•	8			8			Bits
Reference Input	•	·							
Input Resistance		•	1	3.2	6	2	3.2	4.5	kΩ
REF ⁺ Input Voltage Range	(Note 4)	•	REF ⁻		V _{CC}	REF ⁻		V _{CC}	V
REF ⁻ Input Voltage Range	(Note 4)	•	GND		REF+	GND		REF+	V
Analog Input									
Input Voltage Range		•	GND		V _{CC}	GND		V _{CC}	V
Input Leakage Current	$\overline{\text{CS}} = \text{V}_{\text{CC}}, \text{V}_{\text{IN}} = \text{V}_{\text{CC}}, \text{GND}$	•			±3			±3	μA
Input Capacitance				60			60		pF
Sample-and-Hold									
Acquisition Time				240			240		ns
Aperture Time				110			110		ns
Tracking Rate				2.5			2.5		V/µs



DIGITAL AND DC ELECTRICAL CHARACTERISTICS

The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_{CC} = 5V, REF⁺ = 5V, REF⁻ = 0V and T_A = T_{MIN} to T_{MAX} unless otherwise noted.

			LTC	1099AI/LTC1	0991	LTC1				
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
V _{IH}	High Level Input Voltage	All Digital Inputs, $V_{CC} = 5.25V$		2.0			2.0			V
V _{IL}	Low Level Input Voltage	All Digital Inputs, $V_{CC} = 4.75V$	٠			0.8		0.0001	0.8	V
I _{IH}	High Level Input Current	V _{IH} = 5V; <u>CS</u> , <u>RD</u> , Mode V _{IH} = 5V; <u>WR</u>	•		0.0001 0.0005	1 3		0.0005	1 3	μA μA
IIL	Low Level Input Current	V _{IL} = 0V; All Digital Inputs			-0.0001	-1		-0.0001	-1	μA
V _{OH}	High Level Output Voltage	DB0-DB7, OFL , INT ; V _{CC} = 4.75V I _{OUT} = 360μA I _{OUT} =10μA	•	2.4	4.0 4.7		2.4	4.0 4.7		V V
V _{OL}	Low Level Output Voltage	DB0-DB7, OFL , INT , RDY; V _{CC} = 4.75V I _{OUT} =1.6mA	•			0.4			0.4	V
I _{OZ}	Hi-Z Output Leakage	DB0-DB7, RDY; V _{OUT} = 5V DB0-DB7, RDY; V _{OUT} = 0V	•		0.1 -0.1	3 -3		0.1 -0.1	3 -3	μA μA
ISOURCE	Output Source Current	DB0-DB7, \overline{OFL} , \overline{INT} ; $V_{OUT} = 0V$	٠		-11	-6		-11	-7	mA
I _{SINK}	Output Sink Current	DB0-DB7, OFL , INT , RDY; V _{OUT} = 5V			14	7		14	9	mA
I _{CC}	Supply Current	$\overline{\text{CS}} = \overline{\text{WR}} = \overline{\text{RD}} = \text{V}_{\text{CC}}$			11	20		11	15	mA

AC CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. $V_{CC} = 5V$, REF⁺ = 5V, REF⁻ = 0V and $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted.

				LTC1	099AI/LTC [.]	10991	LTC1					
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS		
RD Mode	RD Mode (Figure 2) Pin 7 = GND											
t _{CRD}	Conversion Time	T _A = 25°C	•	2.2	2.5	2.8 5.0	2.2	2.5	2.8 3.75	μs µs		
t _{RDY}	Delay From $\overline{CS}\downarrow$ to RDY \downarrow	C _L = 100pF			70			70		ns		
t _{ACCO}	Delay From $\overline{\mathrm{RD}}\downarrow$ to Output Data Valid	C _L = 100pF			t _{CRD} + 35			t _{CRD} + 35		ns		
t _{INTH}	Delay From \overline{RD} to \overline{INT}	C _L = 100pF			70			70		ns		
t _{1H} , t _{OH}	Delay From \overline{RD} to Hi-Z State on Outputs	Test Circuit Figure 1			70			70		ns		
t _P	Delay Time Between Conversions				700			700		ns		
t _{ACC2}	Delay Time From $\overline{RD}\downarrow$ to Output Data Valid				70			70		ns		
WR/RD M	ode (Figures 3 and 4) Pin 7 = V_{CC}											
t _{CWR}	Conversion Time	T _A = 25°C	•	2.2	2.5	2.8 5.0	2.2	2.5	2.8 3.75	μs μs		
t _{ACC0}	Delay Time From $\overline{\mathrm{WR}}\downarrow$ to Output Data Valid	C _L = 100pF			t _{CWR} + 40		t _{CWR} + 40			ns		
t _{ACC2}	Delay From $\overline{\text{RD}}\downarrow$ to Output Data Valid	C _L = 100pF			70		70			ns		
t _{INTH}	Delay From $\overline{RD}\uparrow$ to $\overline{INT}\uparrow$	C _L = 100pF		70			70			ns		
t _{IHWR}	Delay From $\overline{WR}\downarrow$ to $\overline{INT}\uparrow$	C _L = 100pF			240			240		ns		
t _{1H} , t _{OH}	Delay From \overline{RD} to Hi-Z State on Outputs	Test Circuit Figure 1			70			70		ns		
t _P	Delay Time Between Conversions				700			700		ns		
t _{WR}	Minimum WR Pulse Width				55			55		ns		

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 2: All voltages are with respect to GND (Pin 10) unless otherwise noted.

Note 3: Total unadjusted error includes offset, gain, linearity and hold step errors.

Note 4: Reference input voltage range is guaranteed but is not tested.



TYPICAL PERFORMANCE CHARACTERISTICS





1099 G08

INPUT FREQUENCY (kHz)

PIN FUNCTIONS

VIN (Pin 1): Analog Input.

DB0 to DB3 (Pins 2 to 5): Data Outputs. DB0 = LSB.

 \overline{WR}/RDY (Pin 6): \overline{WR}/RDY is an input when MODE = V_{CC}. Falling edge of \overline{WR} switches internal S/H to hold then starts conversion. \overline{WR}/RDY is an open drain output (active pull-down) when MODE = GND. RDY goes low at start of conversion and pull-down is turned off when conversion is complete. Resistive pull-up is usually used in this mode.

MODE (Pin 7): WR-RD when MODE = V_{CC} . RD when MODE = GND. No internal pull-down.

RD (Pin 8): A Low on RD with \overline{CS} Low Activates Three-State Outputs. With MODE = GND and \overline{CS} low, the falling edge of RD switches internal S/H to hold and starts conversion. **INT** (**Pin 9**): Output that goes low when the conversion in process is complete and goes high after data is read.

GND (Pin 10): Ground Connection.

REF⁻ (Pin 11): Low Reference Potential (Analog Ground).

REF⁺ (Pin 12): High Reference Potential. V_{REF} = Full Scale = (REF⁺) - (REF⁻).

CS (Pin 13): Chip Select. When high, data outputs are high impedance and all inputs are ignored.


DB4 to DB7 (Pins 14 to 17): Data Outputs. DB7 = MSB.

 \overline{OFL} (Pin 18): Overflow Output. Goes low when $V_{IN} > V_{REF}$.

T_C (Pin 19): User Adjustable Conversion Time.

V_{CC} (Pin 20): Positive Supply. $4.75V \le V_{CC} \le 5.25V$.


TEST CIRCUITS








TIMING DIAGRAMS







FUNCTIONAL DESCRIPTION

Figure 5 shows the functional block diagram for the LTC1099 2-step flash ADC. It consists of two 4-bit flash converters, a 4-bit DAC and a differencing circuit. The conversion process proceeds as follows:

- 1. At the start of the conversion, the on-board sampleand-hold switches from the sample to the hold mode. This is a true sample-and-hold with an acquisition time of 240ns, an aperture time of 110ns and a tracking rate of 2.5V/µs.
- 2. The held input voltage is converted by the 4-bit MS-Flash ADC. This generates the upper or most significant 4-bits of the 8-bit output.
- 3. A 4-bit approximation, from the DAC output, is subtracted from the held input voltage.
- The LS-Flash ADC converts the difference between the held input voltage and the DAC approximation. This generates the lower or least significant (LS) 4-bits of the 8-bit output. The LS-Flash reference is one sixteenth of the MS-Flash reference. This effectively multiplies the difference by 16.
- 5. Upon the completion of the LS 4-bit flash the eight output latches are updated simultaneously. At the same time, the sample-and-hold is switched from the hold mode to the acquire mode in preparation for the next conversion.

The advantage of this approach is the reduction in the amount of hardware required. A full flash converter reguires 255 comparators while this approach requires only 31. The price paid for this reduction in hardware is an increase in conversion time. A full flash converter requires only one comparison cycle while this approach requires two comparison cycles, hence 2-step flash.

This architecture is further simplified in the LTC1099 by reusing the MS-Flash hardware to do the LS-Flash. This reduces the number of comparators from 31 to 16. This is possible because the MS and LS conversions are done at different times.

To take the simple block diagram of Figure 5 and reconfigure it to reuse the MS-Flash to do the LS-Flash is conceptually simple, but from a hardware point of view is not practical. A new six input switched capacitor comparator is used to




Figure 5. 8-Bit 2-Step Semiflash A/D

accomplish this function in a simple, although not straight forward, manner.

Figure 6 shows the six input switched capacitor comparator. Intuitively, the comparator is easy to understand by noting that the common connection between the two input capacitors, C1 and C2, acts like a virtual ground. In operational amplifier circuits, current is summed at the virtual ground node. Input voltage is converted to current by the input resistors. In the switched capacitor comparator, input voltage is converted to charge by the input capacitors and these charges are summed at the virtual ground node.

A major advantage of this technique is that the switch-on impedance has no affect on accuracy as long as sufficient time exists to fully charge and discharge the capacitors.

During the first time period the T+ and T₇ switches are closed. This forces the common node between C1 and C2 to an arbitrary bias voltage. Since the capacitors subtract out this voltage, it may be considered, for the sake of this discussion, to be exactly zero (i.e., virtual ground). Note



FUNCTIONAL DESCRIPTION




Figure 6. Six Input Switched Capacitor Comparator

also that variations in the bias voltage with time and temperature will also be rejected. In this state, C1 charges to V_{IN} . When T_Z opens, V_{IN} is held on C1.

The next step is the first comparison — the MS-Flash. T_Z and T+ are opened and T_{-1} is closed. The equation for each comparator is:

 $V_{IN} + 0.5LSB - MS_{TAP} = 0V$

There are 16 identical comparators each tied to the tap on a 16 resistor ladder. The MS tap voltages vary from V_{REF} to 0V in 16 equal steps of $V_{REF}/16$.

Notice that capacitor C2 adds 0.5LSB to V_{IN}. This offsets the converter transfer function by 0.5LSB, equally distributing the 1LSB quantization error to \pm 0.5LSB.

The outputs of the 16 comparators are temporarily latched and drive the 4-bit DAC directly without need of decoding.

This holds the DAC output constant for the next step — the LS conversion. The LS conversion is started when T_{-1} is opened and T_{-2} is closed. Capacitor C1 subtracts the 4-bit DAC approximation from V_{IN} and inputs the difference charge to the virtual ground node. The equation for each comparator is:

 $V_{IN} + 0.5LSB - V_{DAC} - LS_{TAP} = 0V$

The 4-bit DAC approximation is input to all 16 comparators. The LS tap voltages are converted to charge by capacitor C2. LS taps vary from $V_{REF}/16V$ to 0V in 16 equal steps of $V_{REF}/256$. The comparators look at the net charge on the virtual ground node to perform the LS-Flash conversion. When this conversion is complete, the four LSBs along with the four MSBs are transferred to the output latches. In this way, all eight outputs will change simultaneously.



DIGITAL INTERFACE

The digital interface to the LTC1099 entails either controlling the conversion timing or reading data. There are two basic modes for controlling and reading the A/D — the Write-Read(WR-RD) mode and the Read (RD) mode.

WR-RD Mode (Pin 7 = High)

In the WR-RD mode, a conversion sequence starts on the falling edge of \overline{WR} with \overline{CS} low (Figures 3a and 3b). This is an edge-sensitive control function. The width of the \overline{WR} input is not important. All timing functions are internal to the A/D.

The first thing to happen after the falling edge of \overline{WR} is the internal S/H is switched to hold. This typically takes 110ns after \overline{WR} falls and is the aperture time of the S/H.

Next, the A/D conversion takes place. The conversion time is internally set at 2.5μ s, but is user adjustable (see Adjusting the Conversion Time). The end of conversion is signaled by the high to low transition of INT. The S/H is switched back to the acquire state as soon as the conversion is complete.

After the conversion is complete, the 8-bit result is available on the three-state outputs. The outputs are active with $\overline{\text{RD}}$ and $\overline{\text{CS}}$ low. Output data is latched and, if no new conversion is initiated, is available indefinitely as long as the power is not turned off.

The WR-RD mode is also used for stand-alone operation. By tying \overline{CS} and \overline{RD} low the data outputs will be continuously active (Figure 4). The falling edge of \overline{WR} starts the conversion sequence and when done new data will appear on the outputs. All outputs will be updated simultaneously. In stand-alone operation, the outputs will never be in a high impedance state.

RD Mode (Pin 7 = Low)

In the RD mode, a conversion sequence is initiated by the falling edge of \overline{RD} when \overline{CS} is low (Figure 2). The S/H is switched to the hold state 110ns after the falling edge of \overline{RD} . It is switched back to the acquire state at the end of conversion.

When $\overline{\text{RD}}$ goes low, with $\overline{\text{CS}}$ low, the result of the previous conversion is output. This data stays there until the ongoing conversion is complete ($\overline{\text{INT}}$ goes low). At this time the outputs are updated with new data.

As long as $\overline{\text{CS}}$ and $\overline{\text{RD}}$ stay low long enough, the receiving device will get the right data. Remember, the receiving device reads data in on the rising edge of $\overline{\text{RD}}$. The RDY output facilitates making $\overline{\text{RD}}$ long enough.

In the RD mode, the \overline{WR} input becomes the RDY output. On the falling edge of \overline{RD} , the RDY goes low. It is an open drain output to allow a wired OR function so it requires a pull-up resistor. At the end of conversion, the active pulldown is released and RDY goes high.

The RDY output is designed to interface to the Ready In (RDYIN) function on many popular processors. RDYIN allows these processors to work with slow memory by stretching the \overline{RD} strobe coming from the processor. \overline{RD} will remain low as long as RDY is low. In the case of the LTC1099, RDY stays low until the conversion is complete and new data is available on the outputs. This greatly simplifies the programmers task. Each time data is required from the A/D a simple read is executed. The hardware interface makes sure the \overline{RD} strobe is long enough.

Adjusting the Conversion Time

The conversion time of the LTC1099 is internally set at 2.5 μ s. If desired, it can be adjusted by forcing a voltage on Pin 19. With Pin 19 left open, the conversion time runs 2.5 μ s. A convenient way to force the voltage is with the circuit shown in Figure 7. To preset the conversion time to a fixed amount, a resistor may be tied from Pin 19 to V_{CC} or GND. Tying it to V_{CC} slows down the conversion and tying it to GND will speed it up (see Typical Performance Characteristics).




Figure 7. Adjusting the Conversion Time



ANALOG INTERFACE

The inclusion of a high quality sample-and-hold (S/H) simplifies the analog interface to the LTC1099. All of the error terms normally associated with an S/H (hold step, offset, gain and droop errors) are included in the error specifications for the A/D. This makes it easy for the designer since all the error terms need not be taken into account individually.

S/H Timing

A falling edge on the \overline{RD} or \overline{WR} input switches the S/H from acquire to hold and starts the conversion. The aperture time is the delay from the falling edge to the actual instant when the S/H switches to hold. It is typically 110ns.

As soon as a conversion is complete $(2.5\mu s \text{ typ})$, the S/H switches back to the sample mode. Even though the acquisition time is only 240ns, a new conversion cannot be started for (700ns typ) after a conversion is completed.

Analog Input

The input to the A/D looks like a 60pF capacitor in series with 550Ω (Figure 8).




Figure 8. Equivalent Input Circuit

With this high input capacitance care must be taken when driving the inputs from a source amplifier. When the input switch closes, an instantaneous capacitive load is applied to the amplifier output. This acts like an impulse into the amplifier and if it has poor phase margin the resulting ringing can cause a considerable loss of accuracy. If the amplifier is too slow the resulting settling tail will also cause a loss of accuracy. The amplifier should also have low open circuit output impedance. The LT1006 is an excellent amplifier in this regard. It also works with a single supply which fits nicely with the LTC1099.

Reference Inputs

Sixteen equal valued resistors are internally connected between REF⁺ and REF⁻. Each resistor is nominally 200Ω giving a total resistance of 3.2k between the reference terminals. When V_{IN} equals REF⁺, the output code will be all ones. When V_{IN} equals REF⁻, the output code will be all zeros.

Although it is most common to connect REF⁺ to a 5V reference and REF⁻ to ground, any voltages can be used. The only restrictions are REF⁺ >REF⁻ and REF⁺ and REF⁻ must be within the supply rails. As the reference voltage is reduced the A/D will eventually lose accuracy. Accuracy is quite good for references down to 1V.

Even though the reference drives a resistive ladder, a lot of capacitive switching is taking place internally. For this reason, driving the reference has the same characteristics as driving V_{IN} . A fast low impedance source is necessary. The reference has the additional problem of presenting a DC load to the driving source. This requires the DC as well as the AC source impedance to be low.

Good Grounding

As with any precise analog system care must be taken to follow good grounding practices when using the LTC1099. The most noise free environment is obtained by using a ground plane with GND (Pin 10) and REF⁻ (Pin 11) tied to it. Bypass capacitors from REF⁺ (Pin 12) and V_{CC} (Pin 20) with short leads are also required to prevent spurious switching noise from affecting the conversion accuracy.

If a ground plane is not practical, single point grounding techniques should be used. Ground for the A/D should not be mixed in with other noisy grounds.




ANALOG INTERFACE

APPLICATIONS

Analog Multiplier

The schematic Figure 9 shows the LTC1099 configured with a DAC to form a two quadrant analog multiplier. An input waveform is applied to the LTC1099 where it is digitized at a 300kHz rate. The digitized signal is fed to the DAC in "flow-through" mode where another signal is input to the DAC reference input. In this way, the two analog signals are multiplied to produce a double sideband amplitude modulated output. Figure 10 shows a 3kHz sine wave multiplied by a 100Hz triangle.

Note that since this is only a two quadrant multiplier, a carrier component (the input to the LTC1099) will appear in the output spectrum. Figure 11 shows the frequency spectrum of a 42.5kHz sine wave multiplied by a 5kHz sine wave. The depth of modulation is about 30dB. Figure 12 shows a 42.375kHz sine wave multiplied by a 30.875kHz sine wave. Note that at these higher frequencies, the depth of modulation is still about 30dB. The carrier feed-through is seen in Figure 12.





ANALOG INTERFACE






Figure 11. Two Quadrant Multiplier Output Spectrum with 0V to 4.5V at 42.5kHz into LTC1099 and $\pm 2V$ at 5kHz into DAC







TYPICAL APPLICATIONS




TMS320C25 Interface Using RD Mode

0001	0000					
0002	0032			AORG	>32	
0003	0032	CE01		DINT		Disable Interrupts
0004	0033	C800		LDPK	>00	Data Page Pointer Is 0
0005	0034	8064	LOOP	IN	100,PA0	Input 1099 Data to Address 100
0006	0035	CB13		RPTK	12	Repeat Next Instruction 12 Times
0007	0036	5500		NOP		Don't Convert Again Too Soon
0008	0037	FF80		В	LOOP	Go for Another Conversion



TYPICAL APPLICATIONS



TMS320C25 Interface Using WR/RD Mode


TMS320C25 Assembly Code for WR/RD Mode Interface to LTC1099

0032			AORG	>32	
0032	CE01		DINT		Disable Interrupts
0033	C800		LDPK	>0	Data Page Pointer Is 0
0034	E064	LOOP	OUT	>64.PA0	Start LTC1099 Conversion
0035	CB20		RPTK	>12	Wait for Conversion to Finish
0036	5500		NOP		
0037	8064		IN	>64.PA0	Read LTC1099 Data; Store in >64
0038	FF80		В	LOOP	Do Again
	0032 0033 0034 0035 0036 0037	0032 CE01 0033 C800 0034 E064 0035 CB20 0036 5500 0037 8064	0032 CE01 0033 C800 0034 E064 0035 CB20 0036 5500 0037 8064	0032 CE01 DINT 0033 C800 LDPK 0034 E064 LOOP OUT 0035 CB20 RPTK 0036 5500 NOP 0037 8064 IN	NORM NORM NORM 0032 CE01 DINT 0033 C800 LDPK >0 0034 E064 LOOP OUT >64.PAO 0035 CB20 RPTK >12 0036 5500 NOP 0037 8064 IN >64.PAO



PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.



NOTE: 1. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS. THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS


*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE



Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

TYPICAL APPLICATIONS



Cascading for 9-Bit Resolution

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS	
LTC1274/LTC1277	12-Bit, 100ksps Parallel/2-Byte ADC	5V or \pm 5V, 10mW with 1 μA Shutdown	
LTC1279	12-Bit, 600ksps Parallel ADC	5V, 60mW, 70dB SINAD	
LTC1406	8-Bit, 20Msps Parallel ADC	5V, 150mW, 48.5dB SINAD	
LTC1409	12-Bit, 800ksps Parallel ADC	±5V, 80mW, 72.5dB SINAD	
LTC1419	14-Bit, 800ksps Parallel ADC	±5V, 150mW, 81.5dB SINAD	